2461RE: [powersdr-iq] Re: degrading Si570s?
- May 1, 2012
The documentation implies that the chips are humidity sensitive and that should they misbehave, put them in an oven for a while.
Alan – W6ARH
Yes, I've seen numbers like these, having used more than 20 Si570 here.
In the device datasheet
page 13 on the table item
"Internal Crystal Frequency Accuracy", it has 2000 ppm variation on 114.285.000 Hz so that goes if I'm not mistaken to about 228000 max variation, so since you're at about 60000 you're within limits.
Most of the times, I've noticed higher variations with CMOS type whereas less variation with LVDS.
--- In email@example.com, "owen1936" <owen1936@...> wrote:
> Over the past few years I've built three or four Si-570-based SDRs. To accurately calibrate them I've used a GPS-stabilized 10mHz reference input to a counter and the Expert/Clock Offset input in PSDR-IQ to correct frequency errors. Up until now I've never had to input any correction greater than -3900. But today in setting up for a possible new radio using PSDR-IQ v184.108.40.206 it required an offset of -60,530 to calibrate!
> I wonder if anybody else has seen this much required correction??
- << Previous post in topic Next post in topic >>