Loading ...
Sorry, an error occurred while loading the content.
23859
Problem MIG KC705 Hi, I have the next error when launch the command "make vivado" (Vivado 2013.3) and I can't implemented my design, Can you help me? grlib 2.7 ERROR: [Opt
maximilianocarletti
9:22 AM
#23859
 
23858
Re: Frequency for Nexys 4 board Yes, that does solve the problem! Thanks. Just a heads up: As per Nexys 4 reference manual, the speed grade for chip mounted on the board is -1 while GRLIB
bhavishyagoel
7:35 AM
#23858
 
23857
Re: Frequency for Nexys 4 board Hi, ... Are you running the ISE flow? ... +++ b/designs/leon3-digilent-nexys4/leon3mp.ucf @@ -9,9 +9,14 @@ NET "clk" TNM_NET = sys_clk_pin; TIMESPEC
Jan Andersson
2:28 PM
#23857
 
Fetching Sponsored Content...
23856
Re: Frequency for Nexys 4 board Hi Jan, I am still facing the same problem with new GRLIB update. Although I don't see the timing error with 25 MHz, I see timing error for 20 MHz, 40 MHz and
bhavishyagoel
Apr 23
#23856
 
23854
pd.aneesh
Apr 22
#23854
 
23853
UT699 Memory Controller Studying the UT699 Leon 3FT/SPARC Functional Manual, dated February 2014. In 3.10, when using 8-bit mode, the manual states "If the memory is configured in
tcanham
Apr 21
#23853
 
23852
sending and receiving a small .bmp file on grmon hi, I'm using atlys board and ethernet cable to debug. I am trying to send a small bmp file to leon, then after some basic changes on the image i wanna receive
mehmed.murat
Apr 21
#23852
 
23851
Re: HOW to pass context number information to cache through sparc v8 Hello, The cache has access to the mmu context ID register and uses it for tags, even though this register belongs to the MMU which should be outside of the
Magnus Hjorth
Apr 21
#23851
 
23850
Re: HOW to pass context number information to cache through sparc v8 Thanks for replying. MMU does have a context register, which can be assigned a value using ASI instructions.. But in VIVT configuration, we keep cache in
pd.aneesh
Apr 20
#23850
 
23849
Re: grlib-gpl-1.3.7-b4144 released ... Thanks! I have added this with the corresponding change to the definition of VIVADOVLOG. Vivado does complain: "Setting library on Verilog or System
Jan Andersson
Apr 20
#23849
 
23848
Re: HOW to pass context number information to cache through sparc v8 I am not sure of this, but I noticed that the context is stored and passed to the TLB, if I am not mistaken. Don't quote me on this, rather go and see mmu.vhd
alhawaj
Apr 20
#23848
 
23847
HOW to pass context number information to cache through sparc v8 pro I have got a small query related to implementation of cache with sparc v8 processor.. Iam implementing VIVT cache with processor model.. Previously I thought
pd.aneesh
Apr 20
#23847
 
23846
Re: Changing LEON3's frequency on VC707 Hello, I think I reached a dead end. In the initiation of the MIG core, you can specify the period of the DDR3 operation. This period depends on the board and
alhawaj
Apr 19
#23846
 
23845
Re: Changing LEON3's frequency on VC707 Thank! You saved me hours of digging through files. The mig.v and the *infrastructure.v are generated by the mig.prj and mig.xci located in the
alhawaj
Apr 18
#23845
 
23844
Re: Changing LEON3's frequency on VC707 From a previous thread that I wrote ( https://groups.yahoo.com/neo/groups/LEON_SPARC/conversations/topics/23254): I have followed the mig.v and
Victor Adrian Ruiz Escribano
Apr 18
#23844
 
Fetching Sponsored Content...
23843
Re: Changing LEON3's frequency on VC707 True. Sorry if I worded my email wrongly, what I meant to say is that the MIG inside ahb2mig_series7 block generate ui_clk, which is the output of the MIG and
alhawaj
Apr 18
#23843
 
23842
Re: Changing LEON3's frequency on VC707 From leon3mp.vhd in VC707: clk_gen : if (*CFG_MIG_SERIES7 = 0*) generate clk_pad_ds : clkpad_ds generic map (tech => padtech, level => sstl, voltage => x15v)
Victor Adrian Ruiz Escribano
Apr 18
#23842
 
23841
Re: Changing LEON3's frequency on VC707 It seems so. However, from the snippet below: ddrc : ahb2mig_series7 generic map( hindex => 4, haddr => 16#400#, hmask => 16#C00#, pindex => 4, paddr => 4,
alhawaj
Apr 18
#23841
 
23840
Re: Changing LEON3's frequency on VC707 Hi Khalid, VC707 is very similar to KC705. Both use MIG to generate the DDR3 controller. Once you enable the MIG controller, the frequency has to be changed
Victor Adrian Ruiz Escribano
Apr 18
#23840
 
23839
Re: UT699/Sparc V8 CRC instruction? ... No. A few XOR and SHIFT should probably be enough, depending on which exact algorithm you are using. Jiri.
Jiri Gaisler
Apr 18
#23839
 
23838
Changing LEON3's frequency on VC707 Hi everyone, I am trying to change the frequency of the LEON3 core on the VC707 board. However, I cannot seem to do so. Whenever I change the multiplier and
alhawaj
Apr 18
#23838
 
23837
UT699/Sparc V8 CRC instruction? I have to compute a 7-bit CRC value from a 32-bit word. Does the Sparc V8 have an instruction to do that?
tcanham
Apr 17
#23837
 
23836
Re: grlib-gpl-1.3.7-b4144 released A minor fix you should apply to /bin/Makefile diff --git a/bin/Makefile b/bin/Makefile index f97a632..c107f68 100644 ... +++ b/bin/Makefile @@ -1971,8 +1971,8
paul8mnt
Apr 17
#23836
 
23835
Re: grlib-gpl-1.3.7-b4144 released ... This should state ".. is now added .. ". Best regards, Jan
Jan Andersson
Apr 16
#23835
 
23834
grlib-gpl-1.3.7-b4144 released Hello, GRLIB GPL 1.3.7-b4144 is now available from: http://www.gaisler.com/products/grlib/grlib-gpl-1.3.7-b4144.tar.gz Changelog is here:
Jan Andersson
Apr 16
#23834
 
23833
Re: Amba AHB grant unexpected behavior If it works with V5, I don't see a reason why it won't work with V7. There has been few complaints that if EDCL wasn't included, greth won't be able to
alhawaj
Apr 15
#23833
 
23832
Re: Amba AHB grant unexpected behavior Vanilla kernel 3.8 Cross compiler with gcc 4.7.2. The same version works fine on the V5 board. Paolo On Thursday, April 10, 2014 4:10 PM, alhawaj
Paolo Mantovani
Apr 11
#23832
 
Fetching Sponsored Content...
23831
Re: Creating a PCI device for TSIM/LEON3 Hi! Given that the UT699 module is only available in the professional version of TSIM-LEON3 you are better off contacting support@.... Best regards,
Andreas Larsson
Apr 11
#23831
 
23830
Re: TSIM I/O information Hi! There is currently no such command for dumping memory to file. In the eval version the easiest way is probably to dump the memory content using the mem
Andreas Larsson
Apr 11
#23830
 
23829
Re: Simple hello world not printfing anything in tsim-leon Thank you Andreas. I downloaded the specified toolchain. Just an heads for anyone trying to run this on Ubuntu 12.04 LTS. You'll need to find on the net these
leonard.bise@...
Apr 11
#23829
 
View First Topic Go to View Last Topic
Loading 1 - 30 of total 23,859 messages